
DAC5674
SLWS148A SEPTEMBER 2003 REVISED OCTOBER 2005
www.ti.com
8
FUNCTIONAL BLOCK DIAGRAM
14-BIt DAC
CLK
CLKC
DIV[1:0]
LPF
D[13:0]
IOUT1
IOUT2
EXTIO
BIASJ
AVDD (2
y)
AGND (3
y)
PLLVDD
PLLGND
PLLLOCK
CLKVDD
CLKGND
SLEEP
48-Pin TQFP
0
1
EXTLO
HP1
X4
Clock Generation / Mode Select
IODVDD
IOGND
Edge-
Triggered
Input
Latches
DVDD (3
y)
DGND (4
y)
y2
FIR1
..., 1, 1,...
1.2-V
Reference
1
0
PLL Clock
Multiplier
HP1
HP2
X4
y2
FIR2
..., 1, 1,...
1
0
HP2
Figure 1. Block Diagram